
High-Efficiency Switched-Capacitor-Based Resonant Converter Fed Dc Drive

C.Pratheeba*, G.Praveen Santhosh Kumar ** & A.Karthikeyani***

**Assistant Professor, Department of Electrical and Electronics Engineering, Vivekanandha College of Engineering for Women,*

***Assistant Professor, Department of Electrical and Electronics Engineering, Muthayammal Engineering College,*

****Assistant Professor, Department of Electrical and Electronics Engineering, Vivekanandha College of Engineering for Women,*

ABSTRACT:

This paper presents operating performance of a switched-capacitor-based resonant converter (SCRC) using a phase-shift control method. The proposed phase-shift control realizes zero-voltage switching operation, and thus achieves high conversion efficiency. A theoretical analysis shows that the SCRC can reduce its inductor volume compared with a conventional buck converter when the output voltage range is within 19%–81% of its input voltage. Experimental results verify the operating characteristics of the proposed method and show the improved conversion efficiency of more than 99%.

Index Terms: Inductor volume, switched capacitor converters (SCC), voltage regulation, zero-voltage switching (ZVS).

I. INTRODUCTION:

Various types of dc–dc converters are widely applied to dc power supplies, battery chargers, voltage regulators for photo volics and fuel cells, etc. Most of the dc–dc converters include magnetic components, such as inductors and/or transformers for stepping up/down or smoothing the current/voltage. The magnetic components, however, occupy a large volume and weight in the converter, and also produce non negligible losses.

Switched-capacitor converters (SCC) [1]–[3] have been used as a simple and low-cost dc–dc converter in small power applications. The advantage of the SCC is its small volume because it needs no inductor or transformer. Recently, resonant power converters consisting of an SCC and a small-rated resonant inductor have been proposed to reduce the switching loss and electromagnetic interference (EMI) [4]. The resonant converters have an additional small inductor connected in series with the switched capacitor, leading to soft-switching operation with a low-switching loss. The inductor used in the resonant converters is much smaller than that in a conventional buck converter because the converter mainly stores the electrical energy in the switched capacitor similarly to the SCC. As a consequence, the resonant converter seems to be more suitable for a high-power application than the SCC [5]–[8]. A circuit configuration using synchronous rectification has been proposed to reduce the conduction loss [9] and the mitigation of the conducted EMI is also reported in [10]. The resonant converter has many similarities with SCCs in its circuit topology and operating behaviour.

Therefore, this paper refers to the resonant converter, which consists of an SCC and a small-rated resonant inductor inserted in series with the switched capacitor as “switched-capacitor-based resonant converters (SCRCs).”

A basic SCRC has an output voltage, which is double or half of the input voltage. An expanded SCRC equipped with n capacitors can convert the input voltage V_{in} to an output voltage $v_{out} = V_{in}/n$ in a step-down, or $v_{out} = nV_{in}$ in a step-up configuration [6]–[8], [11], [12]. The switching devices are operated by feeding periodic gate signals with a fixed duty cycle and frequency. Then, the conversion ratio (v_{out}/V_{in}) is almost fixed at a particular value depending on the number of the series connected capacitors. However, this control method has a difficulty in the output voltage regulation. The output voltage error is caused by the input voltage fluctuations, and the voltage drops in the switching devices and the passive components. Some feedback control methods have been proposed to regulate the output voltage by adjusting the blanking time [13], the switching frequency [14], and the duty cycle [15]. These methods make it possible to decrease the output voltage from the particular value. However, these methods may cause increased switching and ON-state losses due to its hard-switching operation and a large peak current, which lead the conversion efficiency to decline.

The authors have proposed a new voltage-regulation method for SCRCs, which adjusts a phase-shift angle. The control method realized a current amplitude control by adjusting the phase difference among gate signals. The method makes the SCRC not only decrease the output voltage, but also increase it continuously, resulting in a more flexible voltage regulation. The SCRC can continue zero-voltage switching (ZVS) even if the output voltage is changed. The basic characteristics have been analyzed under the condition that the SCRC is used as a dc-capacitor voltage-balancing circuit for a five-level diode clamped inverter [16].

This paper presents the output voltage regulation characteristics of an SCRC using the phase-shift control. The principle of the phase-shift control is explained as well as the mechanism of the ZVS operation. The theoretical analysis shows that the inductor volume of the SCRC is smaller than that of the buck converter in an output voltage range from 19% to 81% of the input voltage. Experimental results verify the operation characteristics of the proposed control method and show the improved conversion efficiency of more than 99%.




Fig. 1. Switched-capacitor-based resonant converter.

II. SWITCHED-CAPACITOR-BASED RESONANT CONVERTERS

A. Circuit Configuration

Fig. 1 shows a circuit configuration of a SCRC. This circuit acts as a step-down converter and feeds the output voltage v_{out} to a load. The SCRC consists of two half-bridge inverters with four switching devices S_1 – S_4 and a series resonant circuit L_r and C_r . Addition of the small inductor L_r is the difference from a conventional SCC in the circuit configuration, resulting in a great suppression of spike currents, power losses, and EMI issues. The configuration is the same as that in [9] except for addition of four snubber capacitors C_s .

B. Phase-Shift Control

Fig. 2 shows switching modes in the SCRC. Four switching modes exist because the SCRC consists of two half-bridge inverters. Fig. 3 illustrates the switching sequence and waveforms of the phase-shift control. These waveforms are drawn under the condition of a power flow from the voltage source V_{in} to the load. In addition, the output voltage is assumed to be $v_{out} = V_{in}/2$. The switching frequency f_{SW} should be set at a higher frequency than the resonant frequency of the series resonant circuit $f_r (= \omega_r / (2\pi) = 1 / (2\pi \sqrt{L_r C_r}))$. In this condition, the resonant circuit acts as an inductive impedance, and the amplitude of i_r is controllable by the phase difference between the two half-bridge inverters.

The reference signal is a square wave with a period $T_{SW} (= 1/f_{SW})$ and a 50% duty cycle. The gate signals of S_1 and S_2 lead from the reference signal by $T_{SW}/2$, while S_3 and S_4 lag by $T_{SW}/2$. Therefore, mode 2 or 4 appears for a short duration of T_{SW} between mode 1 and 3. Since the resonant-capacitor voltage v_{Cr} is $V_{in}/2$ on average, $\pm V_{in}/2$ is applied across the resonant inductor L_r during mode 2 and 4. As a result, the resonant current i_r has a trapezoidal waveform. Since the output current i_{out} is the rectified current of i_r , the average value of i_{out} is proportional to the amplitude of i_r . When S_1 and S_2 lag from S_3 and S_4 ($T_{SW} < 0$), the SCRC regenerates an amount of power from the load to V_{in} .




Fig. 2. Four switching modes in the SCRC. (a) Mode 1. (b) Mode 2. (c) Mode 3. (d) Mode 4.




Fig. 3. Switching sequence in the phase-shift control.

The conventional control methods in [13]–[15] cannot regenerate any power when $v_{out} < V_{in}/2$, and the direction of the power flow depends only on the relation between the input and output voltages. The phase-shift control enables the SCRC to control i_{out} bidirectionally by adjusting the phase-shift time T_S regardless of v_{out} .




Fig. 4. Block diagram of the output voltage controller.

The average output current I_{out} can be expressed as follows:

$$I_{out} = \frac{2V_{in}}{\omega 2rLrT} \frac{\sin \omega rTS \sin \omega rTs}{1 + \cos \omega rTS + \cos \omega rTs + \cos(\omega rTSW/2)} \quad (1)$$

where $T_s = TSW/2 - |TS|$. A first-order approximation of (1) around $TS = 0$ yields

$$I_{out} \approx \frac{V_{in} \tan(\omega rTSW/4)}{Z_r TSW} T_s \quad (2)$$

where Z_r is the characteristic impedance of the resonant circuit, given by $Z_r = \sqrt{Lr/Cr}$.

C. Control Scheme

Fig. 4 shows the block diagram of the output voltage controller for the SCRC. The output voltage v_{out} can be regulated by applying voltage feedback with proportional and integral (PI) gains. The reference of the averaged output current I^*_{out} is given as follows:

$$I^*_{out}(S) = \frac{(K_p + K_i)}{s} \{V^*_{out}(s) - V_{out}(s)\} \quad (3)$$

where K_p is a proportional gain, K_i is an integral gain, and $V^*_{out}(s)$ is a reference of the output voltage. The proposed feedback control realizes an accurate voltage regulation in spite of the input voltage fluctuation and/or voltage drops in devices. According to the relation in (2), T_S is calculated from the reference value of the output current I^*_{out} as follows:

$$T_S = 2K_r I^*_{out} \quad (4)$$

where K_r is a control gain depending on circuit parameter, given by

$$K_r = \frac{Z_r T_{SW}}{2V_{in} \tan(\omega_r T_{SW}/4)}$$

This control method simply decides T_S to be in proportion to the I^*_{out} , and do not need any current sensor.

III. SOFT SWITCHING

A. Soft-Switching Operation

Fig. 5 shows drain-to-source voltages v_{S1} – v_{S4} and drain currents i_{S1} – i_{S4} of the MOSFETs in a switching transition from mode 1 to mode 3. The phase-shift control makes the SCRC accomplish ZVS operations by using additional snubber capacitors C_s ($C_s \ll C_r$) or the parasitic output capacitance C_{oss} ($C_{oss} \ll C_r$) of the MOSFET. The transition is divided into six states from A to F.




Fig. 5. Voltage and current waveforms of the switching devices in case of a ZVS operation.

Fig. 6 depicts the six switching states. During state A, forward current flows through S1 and reverse current flows through S3. The snubber capacitor voltage v_{S1} equals zero in this state. The state B starts when S1 is turned OFF. The inductor current commutates from S1 to Cs1 and Cs2, and charges and discharges them. The voltage across S1 gradually increases, and ZVS is achieved in this turn-OFF transition. After Cs2 is fully discharged, the diode in S2 starts to conduct, and the state is changed to C. During the state C, the current i_r gradually decreases. The current in S2 and S3 automatically commutates from the diodes to the corresponding MOSFETs when the polarity of i_r changes. The forward current increases in S2 and S3 during the state D. The diodes in S2 and S3 turn OFF and the corresponding MOSFETs can be turned ON with zero-voltage zero-current switching (ZVZCS) because the snubber capacitor voltages v_{S2} and v_{S3} are zero in this state. The MOSFET in S3 is turned OFF at the beginning of state E. The inductor current commutates from S3 to Cs3 and Cs4, and charges and discharges them. The MOSFET in S3 is turned OFF with ZVS. After Cs4 is fully discharged, the diode in S4 starts to conduct and the state becomes F.

The energy stored in Cs does not cause any power loss when the inductor current i_r discharges Cs before the turn-ON transition of the corresponding MOSFETs. The other transition from mode 3 to mode 1 also achieves ZVS due to the symmetric operation. Therefore, all switching devices can be turned OFF with ZVS and turned ON with ZVZCS in the phase-shift control. This switching operation significantly reduces the switching loss and allows us to use low ON-state resistance MOSFETs with a relatively large output capacitance.




Fig. 6. Transition of the current path from Mode 1 to 3. (a) State A. (b) State B. (c) State C. (d) State D. (e) State E. (f) State F.

.B. Requirement for the ZVS Operation

If the inductor current i_r is small during the commutation, the SCRC cannot fully discharge Cs2 before the turn-ON transition of S2. In this case, the energy remained in Cs2 is consumed in the MOSFET in S2 during the turn-ON process. The snubber capacitor Cs1 is

also suddenly charged to $V_{in}/2$. Then, a spike current flows through the MOSFET in S2, and produces a loss.

The snubber capacitor of S2 is discharged by the inductor current i_r and its voltage v_{S2} decreases from $V_{in}/2$ during the state B in Fig. 5. Assuming that the capacitance of C_s is much smaller than that of C_r , the resonance between L_r and C_s occurs during the state B [17], and $i_r(t)$ becomes a sinusoidal waveform given by

$$i_r(t) = I_D \cos \omega_s t \quad (5)$$

where I_D is the current at the beginning of the state B, and $\omega_s = 1/\sqrt{2L_rC_s}$. The snubber capacitor voltage v_{S2} is represented by

$$v_{S2}(t) = V_{in} - \frac{1}{2} \int i_r(\tau) d\tau \quad (6)$$

Substituting (5) into (6)

$$v_{S2}(t) = V_{in} - \frac{I_D \sqrt{L_r/2C_s}}{2} \sin \omega_s t \quad (7)$$

Note that the snubber capacitor voltage v_{S2} is kept at zero after the capacitor is fully discharged. When i_r is too small to discharge it completely, v_{S2} reaches its minimum value at $t = \pi/(2\omega_s)$. The blanking time should be set to $T_D = \pi/(2\omega_s)$ to minimize the loss caused by short circuits of C_s . From (7), the requirement for ZVS operation is summarized as follows:

$$I_D \geq V_{in} \sqrt{(C_s/2L_r)} \quad (8)$$




Fig. 7. Current waveforms of the SCRC in case of $0 < M \leq 0.5$.




Fig. 8. Current waveforms of the SCRC in case of $0.5 < M \leq 1$.

Figs. 7 and 8 show waveforms of the resonant current i_r and the output current i_{out} , when the output voltage v_{out} is lower than $V_{in}/2$ and higher than $V_{in}/2$, respectively. Here, the voltage conversion ratio is defined as $M = v_{out}/V_{in}$. Since the resonant capacitor voltage v_{Cr} is equal to $V_{in}/2$ on average, $V_{in}/2$ is applied to L_r in mode 2 and 4. Therefore, the inductor current is increased or decreased with $di_r/dt = \pm V_{in}/(2L_r)$ in mode 2 and 4. In mode 1 and 3, $\pm(V_{in}/2 - v_{out})$ is applied to L_r , and the slope of i_r is $di_r/dt = \pm(0.5 - M)V_{in}/L_r$. Therefore, L_r is a factor to decide these slopes. The decrease of L_r increases the slopes of i_r , resulting in the increase of I_{max} and the decrease of I_{min} . The requirement for ZVS in (8) can be represented by

$$I_{min} \geq V_{in} C_s 2L_r. \quad (9)$$

L_r should be designed to satisfy the requirement in (9) in the main operating range.

IV. ENERGY STORED IN THE INDUCTOR

When $0 < M \leq 0.5$, a geometric analysis in Fig. 7 yields $di_r/dt = V_{in}/2L_r = (I_{max} + I_{min})/TS$ (in mode 2, 4) (10)

$$di_r/dt = ((0.5 - M)/V_{in}L_r) = (I_{max} - I_{min})/TS \text{ (in mode 1, 3)}. \quad (11)$$




Fig. 9. Buck converter.

The average output current I_{out} is expressed as follows:

$$I_{out} = \frac{(I_{max} + I_{min})TS}{2(TS + T_S)}. \quad (12)$$

The maximum energy stored in the inductor L_r is given by

$$E_L = (1/2)L_r I_{2max}. \quad (13)$$

The minimum value of E_L and the inductance to minimize E_L can be derived from (10)–(13) as follows:

$$E_L \min = \frac{1 - 2M}{4} \frac{V_{in} I_{out}}{f_{SW}} \quad (0 < M \leq 0.5) \quad (14)$$

$$L_r = \frac{1}{1 - 2M} \frac{V_{in} I_{out}}{f_{SW}} \quad (0 < M \leq 0.5). \quad (15)$$

$$32 \cdot (1 - M)^2 \cdot f_{SW}$$

In general, V_{in} and f_{SW} are constants decided by the circuit specifications, and M and I_{out} are also fixed under a rated load condition.

The similar analysis in $0.5 < M \leq 1$ gives E_L min and L_r as follows:

$$E_L \text{ min} = -1 + 2M \frac{V_{in} I_{out}}{4 f_{SW}} \quad (0.5 < M \leq 1) \quad (16)$$

$$L_r = 1 - 1 + 2M \frac{V_{in} I_{out}}{32 \cdot (1 - M)^2 \cdot f_{SW}} \quad (0.5 < M \leq 1). \quad (17)$$

Fig. 9 shows a buck converter. The energy stored in the inductor L_c becomes minimum if L_c is designed to make the peak value of i_{out} equal to twice the average value [18]. In such condition, E_L min is given as follows:

$$E_L \text{ min} = M(1 - M)V_{in}I_{out}f_{SW}. \quad (18)$$

The maximum energy stored in the inductor shown in (14), (16), and (18) are plotted in Fig. 10 by the voltage conversion ratio M . The SCRC is smaller in the stored energy than the buck converter in a range of $0.19 < M < 0.81$, and the minimum value of E_L min appears at $M = 0.5$ in the SCRC. Since inductor volume is generally almost proportional to the energy stored in the inductor, the SCRC has advantage in inductor volume around $M = 0.5$. For example, in case that M is adjusted in a range of $0.45 < M < 0.55$, the SCRC is ten times smaller in inductor volume than the conventional buck converter.

V. EXPERIMENTAL RESULTS:

The proposed methods were evaluated using a 2.8-kW experimental circuit. Power MOSFETs (IXYS, HiPerFET, IXFN130N30) were used as the switching devices and they were operated at 20 kHz. External snubber capacitors C_s were not connected because the




Fig. 10. Relationship between the voltage conversion ratio and the energy stored in the inductor E_L min, shown in (14), (16), and (18).

parasitic output capacitance ($C_{oss} = 2.7$ nF at $V_{DS} = 25$ V) was large enough to achieve soft switching. The circuit parameters are summarized in Table I. The inductor L_r is designed to

realize soft-switching operation in a range of $0.46 \leq M \leq 0.54$ ($\pm 8\%$ in the output voltage). The inductor L_r is twice as large as the theoretical value $12.2 \mu\text{H}$ given by (15) and (17) to realize the soft-switching

TABLE I PARAMETERS OF THE EXPERIMENTAL CIRCUITS

Input voltage	V_{in}	400 V
Output voltage	V_{out}	184–216 V
Voltage conversion ratio	$M = V_{out}/V_{in}$	0.46–0.54
Output current	I_{out}	14 A
Output capacitor	C_o	2,000 μF
Resonant inductor	L_r	27 μH
Rated peak current		22 A
Resonant capacitor	C_r	$4.7 \times 2 = 9.4 \mu\text{F}$
Rated voltage/current		630 V, 24 A
Snubber capacitor	C_s	not connected
Switching frequency	f_{SW}	20 kHz

requirement in (9) in the rated operating range. The resonant frequency of the resonant circuit has to be less than 20 kHz because it should operate as an inductive impedance in the phase-shift control. Therefore, C_r has to be set to more than $2.3 \mu\text{F}$ from the requirement of the resonant frequency. In addition, C_r should also satisfy the requirement of its ripple current rating. In the experiments, two $4.7\text{-}\mu\text{F}$ capacitors (rated ripple current: 12 A) were connected in parallel and C_r was set to $9.4 \mu\text{F}$ in order to handle the output current of 14 A.

Fig. 11 is the photograph of the resonant circuit used in the following experiments. Film capacitors were used for the resonant capacitor C_r and a ferrite core inductor was used for the resonant inductor L_r . The volume of the capacitors and inductor were 87 cm^3 (cylindrical, diameter: 3.5 cm, length: 4.5 cm, and two pieces) and 27 cm^3 ($3.3 \text{ cm} \times 3.3 \text{ cm} \times 2.5 \text{ cm}$), respectively. The maximum energy stored in the inductor is only 6.5 mJ. On the other hand, a 2.8-kW buck converter has to store the magnetic energy more than 70 mJ in the inductor as presented in (18). Therefore, SCRCs can reduce the volume of the inductor by a factor of ten compared with buck converters.




Fig. 11. Components for the resonant circuit.




Fig. 12. Experimental waveforms of a full-load (2.5 kW) condition when $V^*_{out} = 200$ V and $I_{load} = 12.5$ A.

A. Current Control Characteristics

Fig. 12 shows the experimental waveforms under a full-load (2.5 kW) condition when the voltage reference was set at $V^*_{out} = 200$ V. The control scheme shown in Fig. 4 was applied. The phase of S1 and S2 led to the phase of S3 and S4 by $T_S = 3.0 \mu s$, and the average output current was 12.5 A. The ZVS operation was realized, and switching surge was very small.

Fig. 13 shows the experimental waveforms under a half-load (1.3 kW) condition when $V^*_{out} = 200$ V. The phase-shift time T_S decreased to $1.5 \mu s$ according to a reduction of the output current to 6.5 A. Therefore, the output current can be controlled by the phase-shift time.

Fig. 14 shows the experimental waveform of the drain-to source voltages and drain currents of S1 and S2. Each MOSFET has parasitic output capacitance C_{oss} and it operates as a snubber capacitor. Fig. 14(a) shows the soft-switching operation in 2.5 kW conversion. The drain currents i_{S1} and i_{S2} show the charging/discharging current of the C_{oss} during the state B, where C_{oss} of S1 was




Fig. 13. Experimental waveforms of a half-load (1.3 kW) condition when $V^*_{out} = 200$ V and $I_{load} = 6.5$ A.

charged and C_{oss} of S2 was discharged. Total energy related to the charge/discharge of C_{oss} was almost zero. Fig. 14(b) shows the soft-switching limit in 0.5 kW conversion. C_{oss} were charged/discharged slowly during the state B, and the state C disappears. Fig. 14(c) shows

the hard switching operation in 0.2kW conversion. The charge/discharge of C_{oss} did not finish during the state B. Then, they are charged/discharged immediately in the state D, resulting in an increase of the switching loss.

B. Voltage Regulation Characteristics

Figs. 15 and 16 are the experimental waveforms of the 2.5 kW conversion. In Fig. 15, the output voltage V_{out} was regulated at 185 V by the control scheme shown in Fig. 4, and the output current was 13.5 A. In Fig. 16, V_{out} was regulated at 215 V and the output current was 11.6 A. The voltage v_{out} applies to S3 and S4, and $V_{in} - v_{out}$ applies to S1 and S2. The average of these voltages $V_{in}/2$ ($=200$ V) is the average of the resonant capacitor voltage v_{Cr} , which is constant regardless of the output voltage V_{out} .

Fig. 17 shows the characteristics of the output voltage regulation under different load conditions when the output voltage reference V^*_{out} was set to 185, 200, and 215V. The output voltage was well regulated and included almost no error in all operating range. A conventional SCRC without voltage feedback has poor voltage regulating performance for a wide load range. The proposed phase-shift control method can eliminate the steady-state error because it is equipped with the integral gain in the voltage feedback loop.

C. Efficiency and Power Losses

Fig. 18 shows the experimental circuit used for the efficiency measurement [19]. Another SCRC was duplicated with the same devices as the target SCRC and connected to the target SCRC in parallel. The duplicated SCRC operates to regenerate the power from C_o to C_{in} when there is power flowing inside the system. The power consumed in the two converters was fed from the dc power supply V_{in} . A four-channel power meter (HIOKI 3390) was attached to the system, and measured the input power P_{in} , the output power P_{out} , the regenerated power P_{reg} .




Fig. 14. Drain-to-source voltages and drain currents of S1 and S2 (a) Soft switching (2.5 kW). (b) Soft-switching limit (0.5 kW). (c) Hard switching (0.2 kW).




Fig. 15. Experimental waveforms of 2.5 kW conversion when $V^*_{out} = 185$ V and $I_{load} = 13.5$ A.




Fig. 16. Experimental waveforms of 2.5 kW conversion when $V^*_{out} = 215$ V and $I_{load} = 11.6$ A.




Fig. 17. Output voltage regulation characteristics under different load conditions.




Fig. 18. Experimental circuit used for the efficiency measurement.

Fig. 19 shows the measured power loss. The power loss in the target SCRC can be calculated as $P_{in} - P_{out}$. The total loss in the target SCRC and the regenerative SCRC is $P_{in} - P_{reg}$.




Fig. 19. Power loss in the SCRC.




Fig. 20. Conversion efficiency at $V_{out} = 200$ V.

Both of them are plotted along with P_{sup} . Difference between $P_{in} - P_{reg}$ and P_{sup} was less than 0.5 W. Thus, it is expected that the error in the loss measurement is also about 0.5 W.

Fig. 20 shows the conversion efficiency in difference load conditions. The output voltage was regulated as $V_{out} = V_{in}/2 = 200$ V, and the output current I_{out} was adjusted. The negative power means the reverse power flow from the output side to the input side. The efficiency was calculated as P_{out}/P_{in} , and it was more than 99% in a range from 10% to the full load. Fig. 21 shows the analytical and measured losses. The MOSFET ON-state loss is calculated based on the ON-state resistance in its data sheet. The loss caused by short circuits of C_s is estimated based on the output capacitance in the MOSFET's data sheet. The ON-state loss and output capacitance loss in the MOSFET are calculated based on the ON-state resistance in its data sheet. The loss in the resonant inductor, resonant capacitor, and wires connecting the components are calculated based on their impedance measured by an LCR meter. When the output power is less than 600W, the resonant current is too small to keep soft-switching operation. Therefore, the output capacitance loss is dominant. The soft switching is achieved when the output power is greater than 600 W, where the output current is $I_{out} = 600W/200$ V = 3.0 A. The range of the soft switching can be derived as $I_{min} \geq 2.8$ A from (9), and it almost matches with the experimental result. The ON-state loss of the MOSFET is 40% of the total loss. The inductor loss is only 20% of the total loss because its volume is quite small. The loss in C_r is 0.2W at 2.8 kW output, and thus, it is negligible. The difference between the measured and calculated losses is assumed to be switching losses.




Fig. 21. Classified power losses in the SCRC.




Fig. 22. Conversion efficiency against the output voltage.

Fig. 22 shows the conversion efficiency when the output voltage was changed in a range of 200 ± 16 V ($M = 50 \pm 4\%$). The efficiency was maintained to 99% in all range when the

conversion power is 2.5 and 2.0 kW. The reduction of the transferred power limits the voltage range available to achieve soft switching. The failure of the soft switching increases power loss. Moreover, the rms value of the current increases when the output voltage deviates from $M = 0.5$. Therefore, the farther M goes from 0.5 ($V_{out} = 200$ V), the lower the efficiency becomes. These effects are shown conspicuously when the conversion power is decreased. The SCRC has advantage in conversion efficiency in case the voltage conversion ratio is near $M = 0.5$.

VI. CONCLUSION:

This paper discussed the output voltage regulation characteristics, the inductor volume, and the efficiency of the SCRC using a phase-shift control method. A control method and soft switching operation of the SCRC was explained. The analysis of the stored energy in the inductor revealed that the inductor volume of the SCRC is smaller than the buck converter when the converter is operated in a range of 19%–81% in voltage conversion ratio. The analysis also showed that the SCRC has a significant advantage in inductor volume in case the voltage conversion ratio is around 0.5. Experimental setup rated at 2.8 kW confirmed the steady-state and transient-state operation. The conversion efficiency of the experimental setup reached more than 99%.

REFERENCES:

- i. Kenichiro Sano, and Hideaki Fujita, "Performance of a High-Efficiency Switched-Capacitor-Based Resonant Converter With Phase-Shift Control" *IEEE Trans. Power Electronic.*, vol.26,no.2, Feb.2011
- ii. I. Oota, T. Inoue, and F. Ueno, "A realization of low-power supplies using switched-capacitor transformers and its analysis," *Trans. IECE Jpn.*, vol. J66-C, no. 8, pp. 576–583, Aug. 1983. (in Japanese).
- iii. A. Ioinovici, "Switched-capacitor power electronics circuits," *IEEE Circuit Syst. Mag.*, vol. 1, no. 3, pp. 37–42, Sep. 2001.
- iv. F. Zhang, L. Du, F. Z. Peng, and Z. Qian, "A new design method for high-power high-efficiency switched-capacitor dc–dc converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 832–840, Mar. 2008.
- v. K. W. E. Cheng, "New generation of switched capacitor converters," in *Proc. IEEE PESC1998*, May, vol. 2, pp. 1529–1535.
- vi. M. Shen, F. Z. Peng, and L. M. Tolbert, "Multilevel dc–dc power conversion system with multiple dc sources," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 420–426, Jan. 2008.
- vii. O. Keiser, P. K. Steimer, and J.W. Kolar, "High power resonant switched capacitor step-down converter," in *Proc. IEEE PESC2008*, Jun., pp. 2772–2777.
- viii. D. Cao and F. Z. Peng, "Zero-current-switching multilevel modular switched-capacitor DC–DC converter," in *Proc. IEEE ECCE2009*, Sep., pp. 3516–3522.
- ix. D. Cao and F. Z. Peng, "A family of zero current switching switched capacitor DC–DC converters," in *Proc. IEEE APEC2010*, Feb., pp. 1365–1372.
- x. M. Shoyama, T. Naka, and T. Ninomiya, "Resonant switched capacitor converter with high efficiency," in *Proc. IEEE PESC2004*, Jun., vol. 5, pp. 3780–3786.

-
- xi. M. Shoyama, F. Deriha, and T. Ninomiya, "Evaluation of conducted noise of resonant switched capacitor converter," in Proc. IEEE INTELEC 2006, Sep., pp. 1–5.
 - xii. Y. P. B. Yeung, K. W. E. Cheng, S. L. Ho, K. K. Law, and D. Sutanto, "Unified analysis of switched-capacitor resonant converters," IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 864–873, Aug. 2004.
 - xiii. K. K. Law, K. W. E. Cheng, and Y. P. B. Yeung, "Design and analysis of switched-capacitor-based step-up resonant converters," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 52, no. 5, pp. 943–948, May 2005.
 - xiv. Y. C. Lin and D. C. Liaw, "Parametric study of a resonant switched capacitor DC–DC converter," in Proc. IEEE TENCON 2001, Aug., vol. 2, pp. 710–716.
 - xv. M. Shoyama and T. Ninomiya, "Output voltage control of resonant boost switched capacitor converter," in Proc. PCC-Nagoya 2007, Apr., LS3-4-4, pp. 899–903.
 - xvi. D. Qiu, B. Zhang, and C. Zheng, "Duty ratio control of resonant switched capacitor DC–DC converter," in Proc. ICEMS2005, Sep., vol. 2, pp. 1138–1141.
 - xvii. K. Sano and H. Fujita, "Voltage-balancing circuit based on a resonant switched-capacitor converter for multilevel inverters," IEEE Trans. Ind. Appl., vol. 44, no. 6, pp. 1768–1776, Nov./Dec. 2008.
 - xviii. S. Inoue and H. Akagi, "A bidirectional DC–DC converter for an energy storage system with galvanic isolation," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2299–2306, Nov. 2007.